Abstract
INTRODUCTION
Phase locked loops are widely used in frequency synthesis applications [2] , [4] . For many portable applications the acquisition time of PLL is very important so the design of PLLs with minimum acquisition time is the primary goal of this work .A Phase Locked Loop (PLL) is a feedback system that compares the output phase with the input phase to produce an output signal that has the same phase as that of an input signal. PLL's are found in many applications such as reference generation, frequency synthesis, frequency multiplication, FM demodulation etc. As the frequency of operation increases, the need of generating signals that are in phase lock with input (i.e. fast varying signals) is becoming a problem. There are two types of PLL's 1.Analog PLL 2.Digital PLL. Traditional PLL's are Analog PLL's are shown in fig.1 
Fig.1 Block diagram of Analog PLL
It uses phase detector to compare the input phase with the output phase. Loop filter is used to reduce the ripples on the control voltage of VCO. VCO is used to adjust the output frequency such that the loop is locked and the output signal is the replica of the input signal.Analog PLLs occupy larger chip area due to the use of capacitors in feed forward path. It has some other disadvantages such as sensitive to noise and difficulty in converting to different processes and etc. Whereas D-PLLs are compact and high immune to noise. Moreover D-PLLs are easily programmable (i.e. easy process conversion).
D-PLL ARCHITECTURE
The block diagram representation of a D-PLL is shown in fig.2 . The below architecture is simple and easy to implement.
Fig.2 Block diagram of D-PLL
The D-PLL architecture shown above has four major blocks, namely the phase/frequency detector (PFD), the time to digital converter (TDC), the accumulator and the numerically control oscillator (NCO).The NCO is implemented by using frequency divider circuit. The PFD detects the phase or frequency difference between the reference clock and output clock. The output of the PFD is given to TDC which is continuous in time. The time to digital converter generates a count value which is proportional to the phase error. The average value (DC value) of the PFD is accumulated by the accumulator block. The accumulated valve determines the control word for the NCO to oscillate with an appropriate frequency. The Phase detector (PD) is a circuit that compares the phase difference between the two input signals. It generates an output signal whose average value is linearly proportional to the phase difference between the two input signals. There are number of ways in which a Phase Detector can be realized, but we mostly consider two types. They are 1) XOR-gate 2) PFD.
_______________________________________________________________________________________

a) XOR-Gate Phase Detector:
The XOR-gate produces an output when both the inputs are unequal, otherwise zero. The XOR gate Produces output both at the rising edge and falling edge of a cycle. The below equation gives the inputoutput relationship of an XOR-gate Phase Detector As it can be seen from the above characteristics, the problem of XOR-gate Phase Detector is its linearity range is limited to π. When the phase difference is greater than π then its average output value decreases. So we go for flip-flop base phase Detector or Phase Frequency Detector.
b) Phase Frequency Detector(PFD):
The circuit shown in fig.4 can serve as both phase/frequency detectors. It has three states, initially both and equal to zero. If input A leads input B, first goes high at the rising edge of input A (since is connected to logic 1), then goes high at the rising of input B (since is also connected to logic 1), causing the output of the NAND gate to go to low, thereby resetting both and .Similarly if input B leads input A then goes high first edge. 
B. Integrator:
The integrator block consists of time to digital converter plus discrete time accumulator (1 tap IIR filter) to provide a fixed value to the NCO
a) Time to digital converter:
The time to digital converter block is used to convert the output of the Phase Frequency Detector which is continuous into a digital number. The time to digital conversion can be achieved simply by using a counter which is capable of counting up and down. The following analysis has shown that the output count value is proportional to the input Phase Difference. 
C= -------(2)
If there are cycles in T seconds then
Where =counter clock frequency.
From equation (4) it is clear that the output count value C is proportional to the input phase difference .
b) Accumulator (Discrete time integrator):
The accumulator block is used to provide a constant number (control_ word) to the Number Control Oscillator (NCO). The accumulator block is analogous to the LPF (integrator) in analog PLL. The accumulator block accumulates the phase difference between the reference clock and the output clock to provide a constant value to the NCO. Otherwise the input to the NCO varies periodically with time which results in varying frequency at the output thus phase locking cannot be achieved.
C. Number Control Oscillator (NCO):
The Output frequency of the NCO is numerically controlled by using a binary word instead of voltage. That is the NCO generates an output signal whose frequency is proportional to the input control word (binary format). There are many ways to implement NCO block but the simplest way to implement NCO is counter based approach. The NCO consists of counter capable of dividing the input clock based on its control word. The applicability of this device as NCO is explained below.
*Controlword
----- (1) Where k= Resolution = , n= No. of bits in counter.
The resolution of NCO increases by increasing the number of bits. The higher the control word, higher the frequency and vice-versa. From the comparison table it is clear that power dissipation of the proposed D-PLL is minimal compared to that of All Digital cell based PLL [1] , Analog PLL [2] , Semi-Digital PLL [3] . The acquisition time of proposed D-PLL is less than Digital cell based PLL [1] and analog PLL [2] i.e. proposed D-PLL is faster than the other two PLLs proposed in [1] , [2] . 
CONCLUSION:
The D-PLL is implemented with standard cells in a 0.045µm technology and can operate from 6.54MHz to 105MHz. The presented D-PLL architecture is simple and easy to implement. The acquisition time is 18 cycles.
